Abstract: Emerging nano-scale programmable Resistive-RAM (RRAM) has been identified as a promising technology for implementing brain-inspired computing hardware. Several neural network architectures, that essentially involve computation of scalar-products between input data vectors and stored network 'weights' can be efficiently implemented using high density cross-bar arrays of RRAM, integrated with CMOS. In such a design, the CMOS interface may be responsible for providing input excitations and for processing the RRAM's output. In order to achieve high energy efficiency along with high integration density in RRAM based neuromorphic hardware, the design of RRAM-CMOS interface can therefore play a major role. In this work we propose design of high performance, current mode CMOS interface for RRAM based neural network design. The use of current mode excitation for input interface and design of digitally assisted current-mode CMOS neuron circuit for the output interface is presented. The proposed technique achieve ~10x energy as well as performance improvement over conventional approaches employed in literature. Network level simulations show that the proposed scheme can achieve 2 orders of magnitude lower energy dissipation as compared to a digital ASIC implementation of a feed-forward neural network.
Introduction
As demand on high performance computation increases, the traditional Von Neumann computer architecture becomes less efficient. In recent years, neuromorphic hardware systems have gained great attention. Such systems can potentially provide the capabilities of biological perception and information processing within a compact and energy-efficient platform. Many Associative computing of practical complexity with RCM is essentially analog in nature, as it involves evaluating the degree of correlation between inputs and the stored data. In this project we investigate the construction of a neuron circuit that can take the dot product produced by the crossbar array as its input and accordingly produce a voltage level that can be compared with a reference voltage level to produce a digital output, using a comparator. The neuron design is essential in several respect, since it needs to act as a transimpedance amplifier with low input impedance and high tolerance to variability due to process variations or mismatch. . Thus, Gm can be tuned by using a controllable voltage source VC or current source IC . However, it is preferable in practice to use a controllable voltage source VC for lowering power consumption since VDS1 only varies as a square root function ofIC .
Description of Elements of Circuit

Regulated Cascode Transimpedance Amplifier
Simple RGC transconductor using a single transistor to achieve gain boosting can reduce area and power wasted by the auxiliary amplifiers.
[3]
The circuit in Fig. 5 [14] is usually referred to in the literature as a "regulated cascode" stage, and for this reason that is the designation that is used in this paper. However, we point out that the circuit in Fig. 5 is not derived from a cascode stage (i.e. a common-source followed by a common-gate stage); instead, it may be viewed as a common-gate stage to which a loop is added containing a voltage amplifier, which has the effect of dividing the input impedance by the amplifier gain. Furthermore, the circuit in 
where R0B2 is the incremental resistance of the load current source IB2.
The input impedance is Z ≈ 1/ (A*gm1) (20)
Successive Approximation Register
A successive approximation ADC is a type of analog-to-digital converter that converts a continuous analog waveform into a discrete digital representation via a binary searchthrough all possible quantization levels before finally converging upon a digital output for each conversion.
Although there are many variations for implementing a SAR ADC, the basic architecture is quite simple (see Figure 1) . The analog input voltage (VIN) is held on a track/hold. To implement the binary search algorithm, the N-bit register is first set to midscale (that is, 100... .00, where the MSB is set to 1). This forces the DAC output (VDAC) to be VREF/2, where VREF is the reference voltage provided to the ADC. A comparison is then performed to determine if VIN is less than, or greater than, VDAC. If VIN is greater than VDAC, the comparator output is a logic high, or 1, and the MSB of the N-bit register remains at 1.
Conversely, if VIN is less than VDAC, the comparator output is a logic low and the MSB of the register is cleared to logic 0. The SAR control logic then moves to the next bit down, forces that bit high, and does another comparison. The sequence continues all the way down to the LSB. Once this is done, the conversion is complete and the N-bit digital word is available in the register.
Notice that four comparison periods are required for a 4-bit ADC. Generally speaking, an N-bit SAR ADC will require N comparison periods and will not be ready for the next conversion until the current one is complete. 
